WHAT IS CLAIMED IS:

1	1. A method of individually packaging devices formed on a wafer with a cover wafer
2	comprising the steps of:
3	providing a plurality of devices formed on a wafer substrate having a selected size;
4	providing an interposer wafer having substantially said selected size and defining a
5	plurality of open areas separated by a first plurality of parallel and spaced apart grid members
6	intersecting a second plurality of parallel and spaced apart grid members, said interposer wafer
7	having a top side and a substrate side and a selected thickness;
8	bonding a top wafer having substantially said selected size to said top side of said first
9	and second pluralities of intersecting grid members of said interposer wafer to form a cover
10	wafer structure comprising said bonded top wafer and said interposer wafer defining individual
11	device areas;
12	bonding said substrate side of said interposer wafer to said wafer substrate to provide a
13	seal around the perimeter of selected ones of said plurality of devices between parallel pairs of
14	intersection grid members and under said top wafer; and
15	cutting through said top wafer and said intersecting grid member of said interposer wafer
16	to provide separation between individual ones of said sealed devices.
1	2. The method of claim 1 further comprising the steps of sawing two parallel saw kerfs into

4 wafer structure.

to leave an uncut top portion prior to said step of bonding said cover wafer structure to said

2

3

the substrate side of said first and second pluralities and partially through said selected thickness

- 1 3. The method of claim 1 wherein said top wafer is transparent such that said defined
- 2 individual device areas are individual window areas.
- 1 4. The method of claim 3 wherein said plurality of devices are MEMS devices.
- 1 5. The method of claim 4 wherein said plurality of MEMS devices are DMD™ spatial light
- 2 modulators.
- 1 6. The method of claim 3 further comprising the step of defining said transparent window
- 2 areas by forming an aperture mask of intersecting dark lines on said transparent top wafer.
- 1 7. The method of claim 6 wherein said first and second pluralities of parallel intersecting
- 2 grid members are in register with said intersecting dark lines on said transparent top wafer.
- 1 8. The method of claim 1 further comprising the step of applying a strip of getter material
- 2 on at least one of the sides of said grid members of said interposer wafer such that each sealed
- 3 device includes at least one strip of said getter material in the sealed space.
- 1 9. The method of claim 2 wherein said step of cutting comprises the step of sawing pairs of
- 2 saw kerfs through said window wafer and through the uncut top portion of said intersecting grid
- 3 members and wherein said saw kerfs are in register with said two parallel saw kerfs in said
- 4 substrate side of said interposer wafer.
- 1 10. The method of claim 1 wherein said interposer wafer has a thickness of between about
- 2 0.5 mm to about 1.1 mm.

- 1 11. The method of claim 1 wherein said top wafer has a thickness of between about 0.7 mm
- 2 and about 3 mm.
- 1 12. The method of claim 1 further comprising the steps of passivating the interior of said
- 2 device prior to fully sealing said device.
- 1 13. The method of claim 1 further comprising the step of breaking said wafer substrate with
- 2 said sealed MEMS device at said saw kerfs to divide said MEMS device into sealed and
- 3 individual units.
- 1 14. The method of claim 13 further comprising the steps of encapsulating the sides of said
- 2 sealed individual devices to provide additional support and protection.
- 1 15. A wafer structure defining a multiplicity of devices individually sealed by a cover wafer
- 2 comprising:
- a substrate wafer having a selected size and including said multiplicity of devices formed
- 4 thereon:
- 5 an interposer wafer with a top side and a substrate side and having substantially said
- 6 selected size, said substrate side bonded to said substrate wafer and said interposer wafer
- 7 comprising a first plurality of parallel and spaced apart grid members and a second plurality of
- 8 parallel and spaced apart grid members intersecting said first plurality of grid members to define
- 9 a multiplicity of open areas in register with said multiplicity of devices formed on said substrate
- 10 wafer; and
- a top wafer having a top surface and a bottom surface and substantially said selected size
- and said bottom surface bonding to said top side of said interposer wafer so as to provide a seal

TI-34210 -15-

- along the perimeter of selected ones of said multiplicity of devices between parallel pairs of
- intersecting grid members and under said top wafer, said top wafer further defining kerfs cut
- through said top surface of said top wafer and said intersecting grid members of said interposer
- wafer to provide separation between individual ones of said sealed devices.
- 1 16. The wafer structure of claim 15 wherein said kerfs comprise a parallel pair of spaced
- 2 kerfs.
- 1 17. The wafer structure of claim 16 wherein said substrate side of said grid member defines a
- 2 parallel pair of spaced kerfs, and said kerfs defined in said top surface of said top wafer in
- 3 register with said parallel kerfs defined in said substrate side of said grid members.
- 1 18. The wafer structure of claim 15 wherein said multiplicity of devices are MEMS devices.
- 1 19. The wafer structure of claim 18 wherein said multiplicity of MEMS devices are DMDTM
- 2 spatial light modulators.
- 1 20. The wafer structure of claim 15 wherein said top wafer is transparent.
- 1 21. The wafer structure of claim 20 wherein said top wafer further comprises a non-
- 2 transparent aperture mask comprised of intersecting dark lines formed on said transparent wafer
- 3 to define said window areas.
- 1 22. The wafer structure of claim 21 wherein said first and second intersecting grid members
- 2 are in register with said intersecting dark lines on said transparent wafer.

- 1 23. The wafer structure of claim 15 further comprising getter material on the sidewalls of
- 2 said grid members of said interposer wafer such that each sealed device includes at least one
- 3 portion of getter material in the sealed space.
- 1 24. The wafer structure of claim 15 wherein said interposer wafer has a thickness of between
- 2 about 0.5 mm and about 1.1 mm.
- 1 25. The wafer structure of claim 15 wherein said top wafer has a thickness of between about
- 2 0.7 mm and about 3 mm.